Parameter Estimation of a High Frequency Cascode Low Noise Amplifier Model by Wang, Kefei
Worcester Polytechnic Institute
Digital WPI
Masters Theses (All Theses, All Years) Electronic Theses and Dissertations
2012-10-05
Parameter Estimation of a High Frequency
Cascode Low Noise Amplifier Model
Kefei Wang
Worcester Polytechnic Institute
Follow this and additional works at: https://digitalcommons.wpi.edu/etd-theses
This thesis is brought to you for free and open access by Digital WPI. It has been accepted for inclusion in Masters Theses (All Theses, All Years) by an
authorized administrator of Digital WPI. For more information, please contact wpi-etd@wpi.edu.
Repository Citation
Wang, Kefei, "Parameter Estimation of a High Frequency Cascode Low Noise Amplifier Model" (2012). Masters Theses (All Theses, All
Years). 1053.
https://digitalcommons.wpi.edu/etd-theses/1053
 
 
Parameter Estimation of a High Frequency Cascode 
Low Noise Amplifier Model 
by 
Kefei Wang 
A Thesis 
Submitted to the Faculty 
of the 
Worcester Polytechnic Institute 
In partial fulfillment of the requirements for the 
Degree of Master of Science 
in 
 
Electrical and Computer Engineering 
by 
 
 
_____________________ 
September 2012 
 
Approved:                 
 
 
 
 
________________________                                                         ______________________ 
Professor Reinhold Ludwig                                                              Professor Gene Bogdanov 
Thesis Advisor                                                                                  Thesis Committee 
ECE Department                                                                               ECE Department
 i 
 
 
Abstract 
A Low Noise Amplifier (LNA) is an important building block in the RF receiver chain.  Typically 
the LNA should provide acceptable gain and high linearity while maintaining low noise and 
power consumption.  To optimize these conflicting goals the so-called Cascode topology is 
widely used in industry. Here the gain cell is comprised of two transistors, one in common-
source and the other in common gate configuration. Cascode has a number of competitive 
advantages over other topologies such as high output impedance that shields the input device 
from voltage variations at the output, good reverse isolation resulting in improved stability, and 
acceptable input matching.  Moreover, the topology features excellent frequency 
characteristics .  
 
 Unfortunately, a Cascode design is expensive to deploy in RF systems and it requires more 
careful tuning and matching. Since the design relies on many circuit components, optimization 
methods are generally difficult to implement and often inaccurate in their predictions. To 
overcome these problems, this thesis proposes a modeling environment within the Advanced 
Design Systems (ADS) simulator that utilized DC and RF measurements in an effort to 
characterize each transistor separately.  The model creates an easy-to-apply design approach 
capable of predicting the most important circuit components of the Cascode topology.  The 
validity of the method is tested in ADS with a realistic p-HEMT library device. The comparison 
between model prediction and the realistic device involves both standard transistor parameters 
and high-frequency parasitic effects.  
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1.  Background 
An RF transceiver typically includes a Low Noise Amplifier (LNA), mixer, filter, power amplifier 
and more. The LNA is one of the most important building blocks in this RF receive chain.  The 
LNA amplifies the weak signal from the antenna and duplex filter without adding too much 
noise to the overall system.  Since the LNA is the first stage in the receive path, its noise figure 
influences significantly to the system performance. Aside from providing gain, while adding as 
little noise as possible, the LNA should also have high linearity.  To meet the RF front end 
requirement, the LNA should have enough gain to amplify the received signal with little 
distortion, add low inherent noise, and match the input and output ports with unconditional 
stability [1]. 
Most LNAs use so-called Cascode topologies [2]. In a typical Cascode topology, a single-
stage is comprised of two transistors, one having a common-source and the other having a 
common gate configuration. The Cascode LNA has high output impedance and can shield the 
input device from voltage variations at the output. Furthermore, it consumes low power 
because it has only one path from the supply voltage to ground.  Also, the topology is the best 
in terms of linearity, a feature attributed to the common gate transistor. Moreover, It has 
superior frequency characteristics, since it has smaller Miller capacitance.   
Unfortunately, Cascode designs are more expensive and require more careful tuning 
and matching. Also, building a Cascode LNA model requires many components; thus 
optimization methods for Cascode are generally difficult and often inaccurate. 
Tsironis and Meierer [3] have proposed an accurate modeling method which utilizes DC 
and microwave measurements to characterize each FET separately under different bias 
conditions. With 28 circuit elements, it is fairly complex. They report results for the GaAs dual-
gate MESFETs at microwave frequencies between 2 and 11 GHz.  
Scott and Minasian [4] presented a new simple and efficient modeling procedure. Their 
Cascode model relies on 14 elements, and efficient analytical techniques for parameter 
evaluation were developed. Previous work by Minasian has shown that the conventional single-
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gate FET model can be reduced to the simplified form with little loss of accuracy for frequencies 
up to 12 GHz. This simplified circuit has the advantage that all the element values may be 
determined directly from microwave measurements. Their methods have been used to model a 
dual-gate MESFET where both FET transistors are in saturation, and good agreement between 
measured and calculated S-parameters were achieved over a multi-octave frequency range (2-
11 GHz) without using numerical optimization. 
Deng and Chu [5] use a similar method to construct a Cascode LNA model. They deploy 
RF and DC measurements to initially extract the element values. These values were manually 
optimized to get more accurate results. The elements for the extrinsic series resistance were 
determined by considering the distributed channel resistance under the two gate regions. The 
“end resistance measurement” method [6] was utilized to estimate the components. For the 
extrinsic capacitance and inductance, they used three-port Y-matrix and Z-matrix calculations 
from cold measurements, which require the drain source voltage to be zero. The intrinsic 
elements of the Cascode MESFETs, which is biased properly to be two decoupled single-gate 
MESFETs, are extracted from hot measurement. The hot measurement means the drain source 
voltage is not zero. 
Umoh and Kazmierski [7] have presented the first VHDL-AMS model for a grapheme 
field effect transistor using a System Vision simulator by Mentor Graphics. The model does not 
require numerical analysis and iterations thereby making it computationally efficient. Also, the 
model has been verified with experimental data and showed a good agreement [8]. 
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2. Objective 
This thesis proposes a circuit parameter estimation approach for an RF LNA in Cascode 
configuration. To have an accurate and rapid to apply model can help analyze the gain, linearity 
and noise performance of the circuit. Usually the way of building a Cascode low noise amplifier 
model is very complex and straightforward optimization may not work.  
       Thus, the overall objective of the thesis is to create an easy to apply inverse model that 
predicts the most important circuit components of the Cascode LNA model within the industry 
standard Advanced Design System (ADS) simulation environment.  
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3. Cascode low noise amplifier 
3.1. LNA characteristics 
Low noise amplifiers are widely used in many applications including cellular handsets, satellite 
communications and GPS receivers. A LNA is in the first stage in a receiver and dominates the 
noise performance of the overall system. It is required to provide adequate gain, input and 
output matching, and low noise figure (NF). Moreover, in many applications,  low power 
consumption needs to be considered. 
 
3.1.1. Single stage low noise amplifier (LNA) 
       A generic single-stage amplifier configuration embedded between input and output 
matching networks is shown in Fig.1. 
  
Output 
Matching 
Network
Input 
Matching 
Network
LoadRF source [ S ]
Γs
Γin
ΓL
ΓoutDC bias
 
Figure 1: Generic LNA system. 
        In Fig.1, the amplifier is characterized through its S-parameter matrix at a particular DC bias 
point.  The most useful gain definition for LNAs is the transducer power gain which accounts for 
both source and load mismatch. 
 𝐺𝑇 =  (1 − |𝛤𝐿|2)|𝑆21|2(1 − |𝛤𝑠|2)|1 − 𝛤𝑠𝛤𝑖𝑛|2|1 − 𝑆22𝛤𝐿|2  (1) 
where 𝛤𝑖𝑛, 𝛤𝑠 and 𝛤𝐿 are input, source and load reflection coefficient, respectively.  
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3.1.2. Stability Consideration 
One of the first requirements that a LNA must meet is stable performance. This is a particular 
concern when dealing with RF circuits, which tend to oscillate depending on operating 
frequency and termination. The criteria for unconditional stability [9] can be derived from S-
parameters  
 𝑘 =  1 − |𝑆11|2 − |𝑆22|2 + |𝛥|22|𝑆12||𝑆21| > 1 (2) 
 |𝛥| < 1 (3) 
 
Where 𝛥 =  𝑆11𝑆22 − 𝑆12𝑆21. 
 
3.1.3. Noise Figure 
In many LNAs, the need for signal amplification at low noise level becomes an essential system 
requirement. The generated noise of a two-port network can be quantified by investigating the 
decrease in the signal-to-noise (SNR) from the input to the output. The noise figure F is defined 
as the ratio of the input SNR to the output SNR. For a  two-port amplifier, the noise figure can 
be stated in the admittance form: 
 𝐹 =  𝐹𝑚𝑖𝑛 +  𝑅𝑛𝐺𝑠 |𝑌𝑠 − 𝑌𝑜𝑝𝑡|2 (4) 
 
where 𝐹𝑚𝑖𝑛 is the minimum noise figure,  𝑅𝑛  is the equivalent noise resistance of the device, 
𝑌𝑜𝑝𝑡  is the optimum source admittance, 𝐺𝑠 is the source conductance and 𝑌𝑠 is the source 
admittance. 
 
 
 
 
 
 
6 
 
 
3.2 Cascode Low noise amplifier (LNA) topologies 
Cascode topologies are widely used in low noise amplifiers design, since they have very 
competitive features over other configurations. There are four broad types as depicted in Fig. 2. 
 
                  
(a) (b)
(c) (d)
 
Figure 2: (a) Resistive parallel feedback.  (b) Resistive parallel feedback with common gate inductive 
feedback.  (c) Series inductive and series resistive feedback.  (d) Inductive series feedback with common 
gate inductive feedback [2]. 
                                                                                    
          The first one is the Cascode resistive parallel feedback, which is shown in Fig.2. (a).  This 
schematic  utilizes the inherent advantages of the Cascode configuration such as high gain, 
wide bandwidth, and gain-controllability via a resistive parallel feedback, which allows for 
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better linearity, better stability, and insensitivity against parameter variation. The second one is 
a resistive parallel feedback with common gate inductive feedback as in Fig.2. (b). This  
configuration becomes very useful at higher frequencies because the common gate parallel 
feedback can reduce the noise contribution from the common gate stage.  The third one is the 
Cascode inductive series feedback in Fig.2 (c).  The simultaneous matching of 𝛤𝑜𝑝𝑡 and 𝑆11
∗ can 
be obtained with inductive series feedback and proper loading using a common source 
topology [2]. However, the gain becomes considerably lower due to the series feedback and 
small loading impedance, and poor output VSWR is inevitable. Fig. 2.(d) is the combination of 
the common source inductive series feedback and the common gate inductive parallel 
feedback. This configuration utilizes the merits of both inductive series feedback and common 
gate inductive parallel feedback. In other words, the simultaneous noise and input power 
matching is obtained by inductive series feedback, and both the minimization of noise added 
from the common gate stage and good stability are obtained by inductive parallel feedback.    
         Cascode series inductive feedback Fig. 2.(c), and Cascode series inductive feedback with 
common gate inductive feedback Fig. 2.(d) both show good return loss. Considering the 
bandwidth, stability, and insensitivity against parameter variation, Cascode resistive feedback 
Fig. 2.(a) and resistive parallel feedback with common gate inductive feedback Fig. 2.(b) are also 
good configurations. Overall, Fig. 2.(c) and Fig. 2.(d) are regarded as the best choices for 
Cascode LNAs at 2 GHz [2]. 
 
3.3 Transistor Models 
3.3.1. RF Field Effect Transistors 
Field effect transistors (FETs) are monopolar devices, meaning that only one carrier type, either 
holes or electrons, contributes to the current flow through the channel. If the hole 
contributions are involved we speak of p-channel, otherwise of n-channel FETs. Moreover, the 
FET is a voltage-controlled device. A variable electric field controls the current flow from the 
source to the drain by changing the applied voltage on the gate. Usually, FETs are classified into 
four types: 
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1. Metal Insulator Semiconductor FET (MISFET). The gate is separated from the channel 
through an insulation layer. The Metal Oxide Semiconductor FET (MOSFET) belongs to 
this class. 
2. Metal Semiconductor FET (MESFET). If the reverse biased pn-junction is replaced by a 
Schottky contact, the channel can be controlled as in the Junction FET case. 
3. Junction FET (JFET). This type relies on a reverse biased pn-junction that isolates the 
gate from the channel. 
4. Hetero FET. Hetero structures utilize abrupt transitions between layers of different 
semiconductor materials. The High Electron Mobility Transistor (HEMT) belongs to this 
class [9]. 
MISFETs and JFETs have a relatively low cutoff frequency and are usually operated in 
low and medium frequency ranges of typically up to 1 GHz. GaAs MESFETs find applications up 
to 60-70 GHz, and HEMT can operate beyond 100 GHz. Because of the importance in RF and 
MW amplifier, mixer, and oscillator circuits, we focus our analysis on the MESFET shown in 
Fig.3-1. 
 
D
G
S S
 
Figure 3: N-channel MESFET circuit symbol. 
 
   The saturation drain current 𝐼𝐷𝑠𝑎𝑡 is often approximately by the relation [9] 
 𝐼𝐷𝑠𝑎𝑡 = 𝐼𝐷𝑆𝑆(1 − 𝑉𝐺𝑆𝑉𝑇0)2 (5) 
where 𝐼𝐷𝑆𝑆 is the maximum drain current, 𝑉𝑇0 is the threshold voltage and 𝑉𝐺𝑆 is the gate 
source voltage.  
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    Figure 4 shows the typical transfer characteristic for MESFETs. 
1
-1
IDsat/IDSS
VGS/|VT0|
 
Figure 4: Transfer characteristic 
   The maximum saturation current is obtained when 𝑉𝐺𝑆 = 0, which we define as 
𝐼𝐷𝑠𝑎𝑡(𝑉𝐺𝑆=0) =  𝐼𝐷𝑆𝑆. In Fig.5, the typical input-output transfer as well as the output 
characteristic behavior is shown. 
ID
VDS
Linear Saturation
VGS = 0
VGS < 0}
 
Figure 5: FET output characteristic. 
          
 FETs offer many advantages, but also have a number of disadvantages over BJTs. FETs 
usually exhibit a better temperature behavior, superior noise performance and low power 
consumption. The drain current of a FET shows a quadratic functional behavior compared with 
the exponential collector current curve of a BJT. But FETs generally possess lower gain. Because 
of the high input impedance, it is more difficult to construct matching networks. The power 
handling capabilities tend to be inferior compared with BJTs. 
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3.3.2 Large-Signal FET models 
Our modeling purposes focus on the noninsulated gate FET. To this group, we count MESFET 
which are often identified as GaAs FET and the HEMT. In Fig. 6, the n-channel depletion mode 
MESFET model is shown. 
 
G
GD
GS
ID
rD
rs
D
S
 
Figure 6: Static n-channel MESFET model. 
 
DG
S
VDS
VGS
IG
+
_
+
_
 
Figure 7: N-channel MESFET symbol. 
              Depending on the value of 𝑉𝐷𝑆, The FET works in four regions which are saturation 
region, linear region, reverse saturation region and reverse linear region. 
(1) Saturation region ( 𝑉𝐷𝑆 ≥ 𝑉𝐺𝑆− 𝑉𝑇0> 0) 
The saturation drain current equation is a function of 𝑉𝑑 and is shown in eq.(6). 
 𝐼𝐷𝑠𝑎𝑡 = 𝐺0 𝑉𝑃3 (34)(𝑉𝐺𝑆 − 𝑉𝑇0𝑉𝑝 )2 (6) 
where 𝐺0 is the gain, 𝑉𝑝 is the pinch-off voltage. 
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The constant factors in front of  the square term in (6) are combined to form the 
conduction parameter 𝛽𝑛  
 𝛽𝑛 =  14�𝐺0𝑉𝑝� = 𝜇𝑛𝜀𝑍2𝐿𝑑  (7)                   If the channel modulation effect is included, we arrive at  
 𝐼𝐷 = 𝛽𝑛(𝑉𝐺𝑆 − 𝑉𝑇0)2(1 + 𝜆𝑉𝐷𝑆) (8) 
(2) Linear region (0 < 𝑉𝐷𝑆< 𝑉𝐺𝑆 − 𝑉𝑇0) 
The channel modulation is considered to achieve a smooth transition from the linear 
into the saturation region.  
 𝐼𝐷 = 𝛽𝑛[2(𝑉𝐺𝑆 − 𝑉𝑇0)𝑉𝐷𝑆 − 𝑉𝐷𝑆2](1 + 𝜆𝑉𝐷𝑆) (9) 
(3) Reverse saturation region (−𝑉𝐷𝑆 ≥ 𝑉𝐺𝐷 − 𝑉𝑇0 > 0) 
 𝐼𝐷 = −𝛽𝑛(𝑉𝐺𝐷 − 𝑉𝑇0)2(1 − 𝜆𝑉𝐷𝑆) (10) 
(4) Reverse linear region (0 < −𝑉𝐷𝑆 < 𝑉𝐺𝐷 − 𝑉𝑇0) 
 𝐼𝐷 = 𝛽𝑛[2(𝑉𝐺𝐷 − 𝑉𝑇0)𝑉𝐷𝑆 − 𝑉𝐷𝑆2](1 + 𝜆𝑉𝐷𝑆) (11) 
 
The dynamic FET model usually includes the gate-drain and gate-source capacitances. 
Also shown in the model are source and drain resistors associated with source-gate and drain-
gate channel resistances. A gate resistor is not included because the metallic gate connection 
represents a low resistance. 
G
ID
rD
rs
D
S
CGD
CGS
S’
D’
 
Figure 8: Dynamic FET model. 
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3.3.3 Small-Signal FET models 
A small-signal FET model can be derived from the large-signal FET model by replacing the gate-
drain and the gate-source diodes with their small-signal representations. Moreover, the 
voltage-controlled current source is modeled via a transconductance 𝑔𝑚 and a shunt 
conductance 𝑔0 =  1 𝑟𝑑𝑠⁄ .  The small signal model is shown in Fig.9. 
 
rg Cgd rd
Cds
rds
gmvi
rs
rgs
Cgs
+
_
vi
S S
G D
+
_
VGS
+
_
VDS
 
Figure 9: Small signal MESFET model 
       
This model can be described by a two-port Y parameter network in the form 
 𝑖𝑔 = 𝑦11𝑣𝑔𝑠 + 𝑦12𝑣𝑑𝑠 (12) 
 𝑖𝑑 = 𝑦21𝑣𝑔𝑠 + 𝑦22𝑣𝑑𝑠 (13) 
             Under low frequency conditions, the input conductance of 𝑦11 and the feedback 
conductance of 𝑦12 are very small and thus can be neglected. However, for high frequency 
operation, the capacitance are typically included. For DC and low-frequency operation, the 
model in Fig.3-7 simplifies to the condition where the input is completely decoupled from the 
output. Transconductance 𝑔𝑚 and output conductance 𝑔0 can be computed for the forward 
saturation region from the drain current equation. 
 𝑦21 = 𝑔𝑚 = 𝑑𝐼𝐷𝑑𝑉𝐺𝑆�𝑄 = 2𝛽𝑛(𝑉𝐺𝑆𝑄 − 𝑉𝑇0) (1 + 𝜆𝑉𝐷𝑆𝑄 ) (14) 
13 
 
 𝑦22 = 1𝑟𝑑𝑠 = 𝑑𝐼𝐷𝑑𝑉𝐷𝑆�𝑄 = 𝛽𝑛𝜆(𝑉𝐺𝑆𝑄 − 𝑉𝑇0) 2 (15) 
 
where 𝑉𝐺𝑆
𝑄   and 𝑉𝐷𝑆
𝑄  denote the operating points.            
             The gate-source and gate-drain capacitances play an important role in determining the frequency 
performance. The transition frequency is given by 
 𝑓𝑇 = 𝑔𝑚2𝜋(𝐶𝑔𝑠 + 𝐶𝑔𝑑) (16) 
 
              One of the first MESFET models implemented in the simulator tools was the Curtice FET 
model. The model is very simple, but includes all important transistor parameters, such as pinch 
off voltage, transconductance parameter β, etc. The model describes well the transconductance 
and gain with the parameter β, output conductance via parameter λ etc. Due to its simplicity 
and easy to use and extract, the model shown in Fig.10 is widely deployed.  
+   -
+   -
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Figure 10: The Curtice 2 model schematic [18]. 
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 𝐼𝑑𝑠 =  𝛽(𝑉𝑔𝑠 − 𝑉𝑡0)2tanh (𝛼𝑉𝑑𝑠)(1 + 𝜆𝑉𝑑𝑠) (17) 
 
                Parameter β is the transconductance parameter, α define the slope of 𝐼𝑑𝑠 vs. 𝑉𝑑𝑠 in the 
linear region (𝑉𝑑𝑠< 𝑉𝑘𝑛). λ is the slope in the saturated region (𝑉𝑑𝑠> 𝑉𝑘𝑛). 𝑉𝑡0 is the pinch-off 
voltage. 
 
 
3.3.4. Cascode LNA models 
 The equivalent circuit of a Cascode MESFET is essential in the design of microwave circuits. In 
general, the Cascode MESFET is modeled as a cascaded circuit of two single –gate MESFETs. It is 
shown in Fig.11. 
G1
G2
D
D2D1
ID1
ID2
 
Figure 11: The schematic representation of the Cascode LNA 
 
3.3.4.1 Physical modeling of the Cascode MESFET 
Physical models are based on the device physics and usually describe the carrier  
transport mechanisms. They have the inherent ability to describe the operation of the device 
under any condition. It is this feature that makes a physical model particularly attractive for the 
modeling of the Cascode MESFET. 
            In order to understand the fundamental operation of the dual-gate FET, it is helpful to 
break down the device into simpler units. A dual-gate FET can be separated at the midpoint 
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between the first and the second gates into two series connected single-gate FETs. The 
characteristics of the composite (dual-gate) FET can therefore be calculated if the static and 
small-signal behavior of the single-gate FET is known. A carrier drift velocity ν varying with the 
electric field E  is assumed together with the gradual-channel approximation. 
 𝑣 = µ𝐸1 + µ𝐸𝑣𝑠𝑎𝑡 (18) 
 
           Here, µ is the low-field mobility and 𝑣𝑠𝑎𝑡 is the saturation velocity. This model provides all 
the important small-signal parameters of the FET as well as the I-V characteristics. Since, under 
normal operating conditions, the gate currents are negligible, the drain current of FET 1 must 
be equal to that of FET 2. 
 𝐼𝐷1 = 𝐼𝐷2 (19) 
 
If the effect of series resistances is ignored, the drain currents are given by 
 𝐼𝐷𝑖 = 𝐼𝑝𝑖 3�𝑢𝑖2 − 𝑡𝑖2� − 2(𝑢𝑖3 − 𝑡𝑡3)1 + 𝑧𝑖(𝑢𝑖2 − 𝑡𝑖2)          (𝑖 = 1,2) (20) 
 
Where 𝑢𝑖2 and 𝑡𝑖2 are the drain and gate biases of FET 𝑖 normalized by the pinch-off voltage. The 
factor 𝑧𝑖 is a measure of the effect of the drift-velocity saturation, and is defined by  
 𝑧𝑖 = µ𝑖𝑉𝑝𝑖𝑣𝑠𝑎𝑡𝐿𝐺𝑖 (21) 
 
where 𝐿𝐺𝑖 is the gate length.  
The normalized biases 𝑢𝑖2 and 𝑡𝑖2 in explicit forms are given by [10]. 
 𝑢𝑖
2 = 𝑉𝐷𝑖 + 𝑉𝑠𝑖 − 𝑉𝐺𝑖 − 𝑉𝐵𝐼𝑖
𝑉𝑝𝑖
 (22a) 
 𝑡𝑖
2 = 𝑉𝑠𝑖 − 𝑉𝐺𝑖 − 𝑉𝐵𝐼𝑖
𝑉𝑝𝑖
 (22b) 
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where 𝑉𝐷𝑖, 𝑉𝐺𝑖 and 𝑉𝑠𝑖 are drain, gate and source potentials,  𝑉𝐵𝐼𝑖  is the built-in voltages and  
𝑉𝑝𝑖  is the pinch-off voltage. 
             For a given set of externally applied voltages, i.e., 𝑉𝐷, 𝑉𝐺1and 𝑉𝐺2, (18) and (22) are 
solved simultaneously to yield the drain current 𝐼𝐷 = 𝐼𝐷1 = 𝐼𝐷2, together with the drain 
voltages of the individual FET’s, 𝑉𝐷1 and 𝑉𝐷2 = 𝑉𝐷 − 𝑉𝐷1. It should be noted that the second 
gate is biased lower than the externally applied (plus built-in) voltage 𝑉𝐺2 + 𝑉𝐵𝐼2by the self-bias 
𝑉𝐷1 = 𝑉𝑠2 due to FET1. 
 
 
ID
VD
VG2 = 0V
VG1 (V)
0
-0.5
-1.5
(1)
(2)
(3)
(4)
ID
VD
VG2 = -1V
VG1 (V)
0
-0.5
-1.5
(a) (b)
 
Figure 12: (a) I-V characteristics of a Cascode device when 𝑉𝐺2 = 0 V.  
(b) I-V characteristics of a Cascode device when 𝑉𝐺2 = -1 V. 
 
The following four different regions arise depending on the bias. 
1) Both FET's 1 and 2 are unsaturated. 
2) FET 1 is saturated while FET 2 is unsaturated. 
3) FET 1 is unsaturated while FET 2 is saturated. 
4) Both FET's 1 and 2 are saturated. 
 
              In Fig.12, the static I-V characteristics of a Cascode FET are shown for two different  
second-gate biases. As seen in Fig. 12 (b) and compared with ( a ), a deeper second-gate bias 
suppresses the I-V curves. The four regions are shown in Fig. 12 (a), The boundaries between 
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these regions are marked with broken lines and labeled. As can be seen, only gate 1 (or 2) 
effectively modulated the drain current in region 2 (or 3). The dual-gate FET is most active in 
region 4, since both FET's 1 and 2 are working with saturated current. The versatile functions of 
the dual-gate FET are attributable to this variety in modes of operation which are determined 
by the biasing conditions. 
 
3.3.4.2 Equivalent network and small signal characteristics 
              An equivalent circuit of a Cascode FET is constructed on the basis of the model described 
in the preceding section. The most commonly employed configuration is schematically depicted 
in Fig. 11. 𝐺1  is the signal input and D is the output. In this case, a Cascode FET is regarded as a 
cascaded amplifier composed of a common source FET (FET 1) and a common-gate FET (FET 2). 
A more complete equivalent network is seen in Fig. 13, with parasitic resistances and bond wire 
inductances 𝐿𝑔1, 𝐿𝑔2, 𝐿𝑑 and 𝐿𝑠 taken into account. The capacitances  𝐶𝑝𝑔1, 𝐶𝑝𝑔2 and 𝐶𝑝𝑑 
simulate the package parasitics [5]. 
Cgd1
Cgs1
Ri1
+
_
V1
gm1V1 Rds1 Cds1
Rs
G1 Lg1 Rg1
Cpg1
Ls
R12
Rgd2
Cds2
Ri2 Cgs2
Cgd2
Rd Ld
Rg2
Lg2Cpg2
Cpd
S
G2
D
+  V2   -
gm2V2
 
Figure 13: Complete small signal model of a Cascode LNA.     
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             The proposed model consists of two nonlinear, intrinsic MESEET-models embedded in a 
network of passive components that models bondwires, bondpads and parasitic coupling. The 
parasitic, bias-independent components are: 
             𝐿𝑔1, 𝐿𝑔2, 𝐿𝑑 and 𝐿𝑠 (bond wire inductances). 
             𝐶𝑝𝑔1, 𝐶𝑝𝑔2 and  𝐶𝑝𝑑 (bonding pads and interconnect metal to the FET fingers). 
             𝑅𝑔1, 𝑅𝑔2, 𝑅𝑑 and 𝑅𝑠 (resistivity and contact resistances between the active area and the 
ports of the FET). 
             𝑅12 (bulk resistance between the two FETs). 
             The small signal parameters can be computed under given bias conditions. The 
transconductance 𝑔𝑚 is defined by 
 𝑔𝑚 =  𝜕𝐼𝐷𝜕𝑉𝐺�𝑉𝐷  (23) 
 
             The gate input capacitance 𝐶𝑔𝑠 is calculated as  
 𝐶𝑔𝑠 =  𝜕𝑄𝜕𝑉𝐺�𝑉𝐷  (24) 
 
where Q is the depletion layer charge. The gate drain feedback capacitance 𝐶𝑔𝑑is given by 
 𝐶𝑔𝑑 =  𝜕𝑄𝜕𝑉𝐷�𝑉𝐺 + 𝜀𝑊 (25) 
 
where the last term approximates the fringing capacitance at the drain end of the gate. 
            Parasitic source and drain series resistances 𝑅𝑠 and 𝑅𝑑 are determined by the inter 
electrode separations and the contact resistance. The contact resistance is limited by the 
current-crowding effect. Gate series resistances 𝑅𝑔1  and 𝑅𝑔2 are essentially distributed 
elements and are determined by the sheet resistance of the gate metal. 
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3.3 Measurement of FET Parameters 
Because the GaAs MESFET has gained such prominence in RF circuits, it is important to 
look at its parameter extraction. The fundamental equation for the drain current in the linear 
region is 
 𝐼𝐷 = 𝛽(𝑉𝐺𝑆 − 𝑉𝑇0)𝑉𝐷𝑆 (26) 
 
The only difference between MESFET and HEMT lies in the definition of the threshold voltage 
𝑉𝑇0. Specifically, with the Schottky barrier voltage  𝑉𝑑 , and pinch-off voltage  𝑉𝑝, we obtain the 
following expression: 
 𝑉𝑇0 = 𝑉𝑑 − 𝑉𝑝 (27) 
 
In the saturation region, when 𝑉𝑑𝑠 ≥ 𝑉𝐺𝑆 − 𝑉𝑇0 , the drain current becomes 
 𝐼𝐷 = 𝐼𝐷𝑠𝑎𝑡 = 𝛽(𝑉𝐺𝑆 − 𝑉𝑇0)2 (28) 
 
We can extract values for the conduction parameter β and the threshold voltage 𝑉𝑇0 by plotting 
the square root of the drain current versus the gate source voltage 𝑉𝐺𝑆  [9]. A measurement 
arrangement of a MESFET for obtaining 𝑉𝑇0 and β is shown in Fig. 14. 
A
V
VGS
VDS
ID
D
S
G
VGS
ID
VDS = const
 
(a) Measurement arrangement                                        (b)  𝐼𝐷 versus 𝑉𝐺𝑆 transfer characteristic 
 
Figure 14: Generic measurement arrangement and transfer characteristics in saturation 
region. 
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               The threshold voltage is determined by setting two different gate-source voltages  𝑉𝐺𝑆1 
and 𝑉𝐺𝑆2, where maintaining a constant drain-source 𝑉𝐷𝑆 = const ≥ 𝑉𝐺𝑆 − 𝑉𝑇0 , such that the 
transistor is operated in the saturation region. Using eq.(28), we can get  
 �𝐼𝐷1 = �𝛽(𝑉𝐺𝑆1 − 𝑉𝑇0) (29) 
   
 �𝐼𝐷2 = �𝛽(𝑉𝐺𝑆2 − 𝑉𝑇0) (30) 
Here, we assume the channel length modulation effect is negligible. Therefore, the measured 
current is close to the saturation drain current. Taking the ratio of (29) and (30) and solving for 
𝑉𝑇0, we obtain  
 𝑉𝑇0 = 𝑉𝐺𝑆1 − (�𝐼𝐷1 �𝐼𝐷2)𝑉𝐺𝑆2�1 − �𝐼𝐷1 �𝐼𝐷2�  (31) 
 
We can then substitute (31) into (30) and solve for β. 
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4. Multiport Networks Analysis  
4.1 Impedance and Admittance Matrices 
The Cascode low noise amplifier is usually a three-port network, thus a multiport network 
analysis becomes necessary. Figure 15 shows the basic current and voltage definitions for a 
multiport network. 
two-port 
Network
+
_
v1
i1 i2
+
_
v2
Port 1 Port 2
Multiport 
Network
⁞ 
Port 1
Port N-1
+
_
v1
+
_
Port 2
Port NvN-1
v2
vN
+
+
_
i1 i2
iN-1 iN
 
Figure 15: Basic voltage and current definitions for multiport network. 
 
In establishing the various parameter conventions, we begin with the voltage-current 
relations through double-indexed impedance coefficients  𝑍𝑛𝑚 , where indices n and m range 
between 1 and N. The voltage at each port is given by 
 𝑣1 = 𝑍11𝑖1 + 𝑍12𝑖2 + ⋯+ 𝑍1𝑁𝑖𝑁 (32a) 
 𝑣2 = 𝑍21𝑖1 + 𝑍22𝑖2 + ⋯+ 𝑍2𝑁𝑖𝑁 (32b) 
 𝑣𝑁 = 𝑍𝑁1𝑖1 + 𝑍𝑁2𝑖2 + ⋯+ 𝑍𝑁𝑁𝑖𝑁 (32c) 
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In a more concise notation, (32) can be converted into an impedance or Z-matrix form: 
 �
𝑣1
𝑣2
⋮
𝑣𝑁
� = �𝑍11 𝑍12 ⋯ 𝑍1𝑁𝑍21 𝑍22 ⋯ 𝑍2𝑁⋮ ⋮ ⋱ ⋮
𝑍𝑁1 𝑍𝑁2 ⋯ 𝑍𝑁𝑁
� �
𝑖1
𝑖2
⋮
𝑖𝑁
� (33) 
 
Each impedance element in (33) can be determined via the following protocol 
 𝑍𝑛𝑚 = 𝑣𝑛𝑖𝑚�𝑖𝑘=0 (for k≠m) (34) 
 
This means that the voltage 𝑣𝑛 is recorded at port n, while port m is driven by current 𝑖𝑚 and 
the rest of the ports are maintained under open circuit conditions. 
Instead of using voltages as the dependent variable, the admittance or Y-matrix can be 
defined such that 
 �
𝑖1
𝑖2
⋮
𝑖𝑁
� = �𝑌11 𝑌12 ⋯ 𝑌1𝑁𝑌21 𝑌22 ⋯ 𝑌2𝑁⋮ ⋮ ⋱ ⋮
𝑌𝑁1 𝑌𝑁2 ⋯ 𝑌𝑁𝑁
� �
𝑣1
𝑣2
⋮
𝑣𝑁
� (35) 
 
Here we define the individual element of the Y-matrix as  
 𝑌𝑛𝑚 = 𝑖𝑛𝑣𝑚�𝑣𝑘=0 (for k≠m) (36) 
It is apparent that impedance and admittance matrices are inverses of each other: 
 [𝑍] = [𝑌]−1 (37) 
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4.2 Scattering Parameters 
When building the small signal model for a Cascode LNA, the scattering or S-parameter 
representation plays a key role. The importance is derived from the fact that practical system 
characterization can no longer be accomplished through simple open- or short-circuit 
measurements, as is customarily done in low frequency applications. For example, the open 
circuit leads to capacitive loading at the terminal. Consequently, open/short-circuit conditions 
needed to determine Z-, Y-, h-, and ABCD-parameters can no longer be guaranteed. Moreover, 
when dealing with wave propagation phenomena, it is not desirable to introduce a reflection 
coefficient whose magnitude approaches unity. With S-parameters, engineers can characterize 
the two-port network description of practically all RF devices without requiring unachievable 
terminal conditions. The S-parameters denote the fraction of incident power reflected at a port 
and transmitted to other ports. Like the impedance or admittance matrix for an N-port 
network, the scattering matrix provides a complete linear description of the network as seen at 
its N ports. While the impedance and admittance matrices relate the total voltages and currents 
at the ports, the scattering matrix relates the voltage wave incident on the ports to those 
reflected from the ports. For some components and circuits, the S-parameters can be 
calculated using network analysis techniques. Once the S-parameters of the network are 
known, conversion to other matrix parameters can be performed.  
S-parameters are power wave descriptors that permit us to define the input-output 
relations of a network in terms of incident and reflected power waves. In Fig.16, 𝑎𝑛 represents 
an incident normalized power wave and 𝑏𝑛 is a reflected normalized power wave at port n. 
Written in terms of total voltage and current representation of port n, we get [11] 
 𝑎𝑛 = 12�𝑍0 (𝑉𝑛 + 𝑍0𝐼𝑛) (38a) 
 𝑏𝑛 = 12�𝑍0 (𝑉𝑛 − 𝑍0𝐼𝑛) (38b) 
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where the index n refers to either port 1 or 2. The impedance 𝑍0 is the characteristic 
impedance of the connecting lines on the input and output side of the network. However, the 
characteristic  line impedance on the output side can differ from the line impedance on the 
input side. 
 
[S]
b1 b2
a2a1 i1 i2
+
V1
_
+
V2
_
 
Figure 16: S-parameters for a two port network.  
 
Inserting (38) results in the voltage and current expressions: 
 𝑉𝑛 = �𝑍0(𝑎𝑛 + 𝑏𝑛) (39a) 
 𝐼𝑛 = 1
�𝑍0
(𝑎𝑛 − 𝑏𝑛) (39b) 
 
The power equation for the network is 
 𝑃𝑛 = 12𝑅𝑒{𝑉𝑛𝐼𝑛∗} = 12 (|𝑎𝑛|2 − |𝑏𝑛|2) (40) 
 
Isolating forward and backward traveling wave components, we see 
 𝑎𝑛 = 𝑉𝑛+
�𝑍0
= �𝑍0𝐼𝑛+ (41a) 
 𝑏𝑛 = 𝑉𝑛−
�𝑍0
= −�𝑍0𝐼𝑛− (41b) 
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Based on the directional convention shown in Fig.16, we can define the S-parameters: 
 �
𝑏1
𝑏2
� = �𝑆11 𝑆12𝑆21 𝑆22� �𝑎1𝑎2� (42) 
 
Here the terms are  
 𝑆11 = 𝑏1𝑎1�𝑎2=0 ≡ reflected power wave at port 1incident  power wave at port 1 (43a) 
   
 
 
𝑆12 = 𝑏1𝑎2�𝑎1=0 ≡ transmitted power wave at port 1incident  power wave at port 2  (43b) 
   
 𝑆21 = 𝑏2𝑎1�𝑎2=0 ≡ transmitted power wave at port 2incident  power wave at port 1  (43c) 
   
 𝑆22 = 𝑏2𝑎2�𝑎1=0 = reflected power wave at port 2incident  power wave at port 2 (43d) 
 
The reflection coefficient at the input side is expressed in terms of 𝑆11 under matched output. 
 𝛤𝑖𝑛 = 𝑉1−𝑉1+ = 𝑏1𝑎1�𝑎2=0 = 𝑆11 (44) 
 
The S-parameters can be determined under conditions of perfect matching on the input or 
output side. In order to record 𝑆11 and 𝑆22 , we have to ensure that on the output side that the 
line impedance 𝑍0 is matched. This allows us to compute 𝑆11 by finding the input reflection 
coefficient: 
 𝑆11 = 𝛤𝑖𝑛 = 𝑍𝑖𝑛 − 𝑍0𝑍𝑖𝑛 + 𝑍0 (45a) 
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 𝑆21 = 𝑏2𝑎1�𝑎2=0 = 𝑉2− �𝑍0⁄(𝑉1 + 𝑍0𝐼1) (2�𝑍0)⁄ �𝐼2+=0,𝑉2+=0 (45b) 
 
To compute 𝑆22 and  𝑆12, we need to the output reflection coefficient in a similar way. 
 𝑆22 = 𝛤𝑜𝑢𝑡 = 𝑍𝑜𝑢𝑡 − 𝑍0𝑍𝑜𝑢𝑡 + 𝑍0 (45c) 
 𝑆12 = 𝑏1𝑎2�𝑎1=0 = 𝑉1− �𝑍0⁄(𝑉2 + 𝑍0𝐼2) (2�𝑍0)⁄ �𝐼1+=0,𝑉1+=0 (45d) 
 
             Consider the N-port network shown in Fig. 4-2, where 𝑉𝑛+  is the amplitude of the 
voltage wave incident on port n, and 𝑉𝑛−   is the amplitude of the voltage wave reflected from 
port n. The scattering matrix is defined in relation to these incident and reflected voltage 
waves. 
 
 �
𝑉1
−
𝑉2
−
⋮
𝑉𝑁
−
� = �𝑆11 ⋯ 𝑆1𝑁⋮ ⋱ ⋮
𝑆𝑁1 ⋯ 𝑆𝑁𝑁
� �
𝑉1
+
𝑉2
+
⋮
𝑉𝑁
+
� (46) 
 
An element of the [𝑆] matrix can be determined by  
 𝑆𝑖𝑗 = 𝑉𝑖−𝑉𝑗+�𝑉𝑘+=0 for k≠j (47) 
 
In words, 𝑆𝑖𝑗 is found by driving port j with an incident wave of voltage  𝑉𝑗
+ , and measuring the 
reflected wave amplitude  𝑉𝑗
+ , coming out of port i . The incident waves on all ports except the 
jth port are set to zero, which means that all ports should be terminated in matched loads to 
avoid reflection. Thus,  𝑆𝑖𝑖 is the reflection coefficient seen looking into port i when all other 
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ports are terminated in matched loads. And 𝑆𝑖𝑗 is the transmission coefficient from port j to 
port i when all other ports are terminated in matched loads. 
 
4.3 Parameters Conversion 
When doing calculation for the small signal model, sometimes we need to do the conversion 
between the S-parameters and Z-parameters. To find the conversion between the Z- and S-
parameters, we need to define S-parameter relation in matrix notation. 
 [𝑏] = [𝑆][𝑎] (48) 
 
Multiplying by �𝑍0 gives  
 �𝑍0[𝑏] = [𝑉−] = �𝑍0[𝑆][𝑎] = [𝑆][𝑉+] (49) 
 
Adding [𝑉+] = �𝑍0[𝑎] to both sides results in 
 [𝑉] = [𝑆][𝑉+] + [𝑉+] = ([𝑆] + [𝐸])[𝑉+] (50) 
 
 where [𝐸] is the identity matrix. To compute this form with the impedance expression [𝑉] = [𝑍][𝐼], we have to express [𝑉+] in terms of [𝐼]. This is accomplished by the following 
equation: 
 [𝑉+] − [𝑆][𝑉+] = �𝑍0([𝑎] − [𝑏]) = 𝑍0[𝐼] (51) 
 
By isolating  [𝑉+] , it is seen that  
 [𝑉+] = 𝑍0([𝐸] − [𝑆])−1[𝐼] (52) 
 
Then finally we get the desired result  
 [𝑍] = 𝑍0([𝑆] + [𝐸])([𝐸] − [𝑆])−1 (53) 
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4.4 Network Interconnection 
4.4.1. Series connection of networks 
A series connection consisting of two two-port networks is shown in Fig. 17.  
[Z’]
[Z’’]
+
_
v1
V1'
V1'’
V2'
V2'’
+
_
+
_
+
_
+
_
v2
+
_
i1 i2
 
Figure 17: Series connection of two two-port networks.  
 
In this case, the individual voltages are additive while the currents remain the same. This results 
in 
 �
𝑉1
𝑉2
� = �𝑉1′ + 𝑉1′′
𝑉2
′ + 𝑉2′′� = [𝑍] �𝑖1𝑖2� (54) 
 
where the new composite network [𝑍] takes the form 
 
 [𝑍] = [𝑍′] + [𝑍′′] = �𝑍11′ + 𝑍11′′ 𝑍12′ + 𝑍12′′
𝑍21
′ + 𝑍21′′ 𝑍22′ + 𝑍22′′ � (55) 
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4.4.2. Parallel Connection of Networks 
A parallel connection of two dual-port networks is shown in Fig. 18. 
[Y’]
[Y’’]
+
_
v1
V1'
V1'’
V2'
V2'’
+
_
+
_
+
_
+
_
v2
+
_
i1 i2
 
Figure 18: Parallel connection of two-port networks. 
The new admittance matrix is defined as the sum of the individual admittances. 
 [𝑌] = [𝑌′] + [𝑌′′] = �𝑌11′ + 𝑌11′′ 𝑌12′ + 𝑌12′′
𝑌21
′ + 𝑌21′′ 𝑌22′ + 𝑌22′′ � (56) 
 
4.4.3. Cascaded Connection of Networks 
If FET1 and FET2 are represented by their two-port Z-parameters [𝑍𝐼]  and  [𝑍𝐼𝐼] respectively, 
the Cascode MESFETs may be represented as a cascaded connection of two two-port networks 
as shown in Fig. 19. 
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FET1
FET2
+
_
D
S
S
G2
G1 +
_
V1
+
_
V3
V2
+
_
V1I
+
_
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+
_
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+
_
V2II
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i2 i3i1II i2II
i1I
i2I
G
G
D
D
S S
S S
 
Figure 19: Cascode connection of two dual-port networks. 
Taking port 1 as being between gate 1 and the source, port 2 as being between gate 2 
and the source, and port 3 as being between the drain and the source, the Cascode connection 
forces the following relationship: 
 𝑉1 = 𝑉1𝐼  (57a) 
 𝑉2 = 𝑉2𝐼 + 𝑉1𝐼𝐼 (57b) 
 𝑉3 = 𝑉2𝐼 + 𝑉2𝐼𝐼 (57c) 
 𝑖1 = 𝑖1𝐼  (57d) 
 𝑖2 = 𝑖1𝐼𝐼 (57e) 
 𝑖3 = 𝑖2𝐼𝐼 (57f) 
 
               Using (57), the following simple relationships may be found between the three-port Z-
parameters of the Cascode MESFETs and the individual dual-port Z-parameters of the two 
single-gate FET, which is shown in Appendix A: 
𝑍11 = 𝑍11𝐼                             𝑍12 = 𝑍12𝐼                                      𝑍13 = 𝑍12𝐼  
𝑍21 = 𝑍21𝐼                            𝑍22 = (𝑍22𝐼 + 𝑍11𝐼𝐼 )                      𝑍23 = (𝑍22𝐼 + 𝑍12𝐼𝐼 )            
𝑍31 = 𝑍21𝐼                            𝑍32 = (𝑍22𝐼 + 𝑍21𝐼𝐼 )                      𝑍33 = (𝑍22𝐼 + 𝑍22𝐼𝐼 )               (58) 
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5.  Modeling Approach   
5.1 General idea for modeling 
The Cascode LNA is a three-port circuit, which is comprised of two FETs: one in common source 
and the other in common gate. When building a Cascode LNA model, a direct optimization by 
means of a computer makes no sense, since the number of elements is of the order of 25 or 
more and the error function can have several local minima with physically nonacceptable values 
of the elements. Thus precise starting values for the optimization must be found.  
For Cascode LNAs, an equivalent circuit is composed of two single gate FET. Here we 
assume the two single gate FET parts to be equal. The proposed method consists of 
characterizing each FET part separately in its actual bias conditions. Consequently, we need to 
reduce the three-port circuit to two dual-port circuits, which is shown in Figure 20.  
Port 1 Port 2
Port 3
Port 3
Port 1
Port 3
Port 2
 
Figure 20: The three-port circuit reduces to two dual-port circuits. 
  
Then we can build a small signal equivalent circuit for each dual-port circuit, and the 
intrinsic elements of the two-port circuit can be estimated. After the elements of the intrinsic 
device are estimated, external parasitic components can be determined. 
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5.2 DC analysis for Cascode LNA 
This thesis proposed a modeling environment in the Advanced Design System (ADS) simulator. 
An N-channel FET device is picked up from ADS, which is based on the Advanced Curtice 2 
model. The Advanced Curtice 2 model has 56 elements, which is shown in Fig. 21. The 
parameters of the Agilent ATF551M4 MESFET were entered into this model, which is designed 
for LNA applications in the 450MHz-10GHz range.. 
 
Figure 21: Advanced Curtice 2 model for ATF551M4 MESFET. 
  The circuit schematic for Advanced Curtice 2 model is shown in Fig. 22. 
+   -
+   -
Rd
Rg
Rs
Igd
Qgd Rgd
Ids
Qgs
Rin
Igs
Cds
Crf
Rc
D
S
G
D’
S’
C
 
Figure 22: Circuit schematic for Advanced Curtice 2 model. 
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In Fig.22, 𝑄𝑔𝑑 is the gate-drain junction charge, and 𝑄𝑔𝑠 is the gate-source junction charge. 
 𝑄𝑔𝑠 = 2𝑉𝑏𝑖𝐶𝑔𝑠 �1 − �1 − 𝑉𝑔𝑐𝑉𝑏𝑖� (59a) 
 
𝐶𝑔𝑠 = 𝜕𝑄𝑔𝑠𝜕𝑉𝑔𝑐 = 𝐶𝑔𝑠′
�1 − 𝑉𝑔𝑐𝑉𝑏𝑖  (59b) 
 
 where 𝐶𝑔𝑠′  is the zero bias gate-source junction capacitance, and 𝑉𝑏𝑖 is the built-in gate 
potential. 
 𝑄𝑔𝑑 = 2𝑉𝑏𝑖𝐶𝑔𝑑 �1 −�1 − 𝑉𝑔𝑑𝑉𝑏𝑖 � (60a) 
 
𝐶𝑔𝑑 = 𝜕𝑄𝑔𝑑𝜕𝑉𝑔𝑑 = 𝐶𝑔𝑑′
�1 − 𝑉𝑔𝑑𝑉𝑏𝑖  (60b) 
             
Where 𝐶𝑔𝑑′  is the zero bias gate-drain junction capacitance. 
            The Drain current in the Advanced Curtice quadratic model is based on the modification 
of the drain current equation in the Curtice quadratic model. The quadratic dependence of the 
drain current with respect to the gate voltage is calculated with the following expression in the 
region 𝑉𝑑𝑠 ≥ 0.0V. 
 𝐼𝑑𝑠 = 𝛽�𝑉𝑔𝑠 − 𝑉𝑡0�2(1 + 𝜆𝑉𝑑𝑠)tanh (𝛼𝑉𝑑𝑠) (61) 
 
Assuming symmetry, in the reverse region, the drain and source swap roles and the expression 
becomes: 
 𝐼𝑑𝑠 = 𝛽�𝑉𝑔𝑑 − 𝑉𝑡0�2(1 − 𝜆𝑉𝑑𝑠)tanh (𝛼𝑉𝑑𝑠) (62) 
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The drain current is set to zero in either case if the junction voltage drops below the threshold 
voltage  𝑉𝑡0. 
          Since the Cascode LNA has two single-gate FETs, its bidirectional DC transfer 
characteristics 𝐼𝐷(𝑉𝐺1𝑆,𝑉𝐺2𝑆)|𝑉𝐷𝑆 can be derived using  
 𝑉𝐷𝑆 = 𝑉𝐷1𝑆 + 𝑉𝐷𝐷1 (63) 
 𝑉𝐺2𝐷1 = 𝑉𝐺2𝑆 − 𝑉𝐷1𝑆 (64) 
 
          Two MESFETs are cascaded together to form the Cascode low noise amplifier, which is 
shown in Fig. 23. To obtain the DC transfer characteristics, we apply 𝑉𝑑𝑐= 10 V to the drain of 
the LNA, then use the parameter sweep option in ADS to sweep 𝑉𝑔1 and 𝑉𝑔2from 0 to 1.5 V. The 
results of DC transfer characteristics of the Cascode LNA is shown in Fig. 24. 
 
 
Figure 23: DC simulation for the Cascode LNA in ADS. 
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Figure 24: 𝐼𝑑  versus 𝑉𝑑1𝑠 with different 𝑉𝑔2 values.  
           After carrying out the DC analysis for the Cascode LNA, we needed to know each FET’s DC 
characteristics. Thus 𝑉𝑑𝑠 is swept from 0 to 10 V and 𝑉𝑔𝑠 from -1 to 1.5 V. The DC simulation for 
one FET is shown in Fig. 25. 
 
Figure 25: DC simulation for the single-gate FET. 
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              Figure 24 and 26 can be combined together to decide DC bias conditions for the 
Cascode LNA. In Fig. 5-5, as  𝑚1  is the bias point of the Cascode LNA with 𝑉𝑑𝑠 = 10 V,  𝑉𝐺2𝑆 = 2.2 
V and 𝐼𝑑 = 292 mA, it corresponds to 𝑉𝐺1𝑆 = 1.3 V, 𝑉𝐷1𝑆 = 1.06 V, 𝑉𝐺2𝐷1 = 1.14 V and 𝑉𝐷𝐷1 = 8.94 
V. In this case, FET1 works in the linear region, and FET2 works in saturation. 
 
 
Figure 26: Simulated I-V curve for ATF551M4 MESFET 
 
              In the normal operation, the two transistors should both work in the saturation region. 
The values I chose to make them work in the saturation region are the following:  𝑉𝑔2 = 5 V, 𝑉𝑔1 
= 1.1V and 𝑉𝑑𝑠 = 10 V. The following table lists the bias condition for the Cascode transistors. 
Table 1: DC bias for both transistors working in saturation 
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              When adjusting DC bias condition for the Cascode LNA properly, FET1 is operated in the 
linear region and FET2 is biased in the active region, which is shown in Table 2. This gives the 
operation of the Cascode LNA to be two decoupled single-gate MESFET with FET2 bias condition 
unchanged and FET1 as a series resistor. Moreover, one can adjust the DC bias condition to 
make FET2 operated in the linear region and FET1 biased in the active region.  
 
Table 2: DC bias for FET1 working in linear region and FET2 in saturation 
 
 
5.3 Small Signal Analysis for Cascode LNAs 
The small signal equivalent circuit for the Cascode LNA is shown in Fig.13. It is comprised of two 
intrinsic devices cascaded together with external parasitic components. If we first ignore the 
parasitic components, the equivalent circuit is reduced to the following model. 
G1
S
D1(S2)
G2
D2
Cgs1
rgs1
Cgd1
rds1 Cds1
Cgd2
Cgs2
rgs2
Cds2
rds2
+
_
V1
gmV1
_ +
V2
gmV2
 
Figure 27: Simplified Cascode LNA model. 
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           The 𝐶𝑔𝑠 is the gate source junction capacitance, 𝑅𝑔𝑠 is the gate source resistance, 𝐶𝑔𝑑 is 
the gate drain junction capacitance, 𝑅𝑑𝑠  is the drain source resistance, and 𝐶𝑑𝑠 is the drain 
source junction capacitance. 
            As described above, the DC transfer characteristics of the Cascode LNA can be 
decomposed into two cases. In each case, there is one FET operating as a resistor and the other 
FET is operating in saturation. As the bias changes to  𝑚1 , FET1 can be modeled by series 
resistance  𝑅𝑠 + 𝑅𝑐1 + 𝑅12 . Since the bias of FET2 is unchanged in the same active region as 
that in the normal operation, the three-port circuit is reduced into a dual-port circuit as shown 
in Fig. 28. 
G2 D
S
Cgd2
Cgs2
Ri2
+
_
V2
gm2V2 Rds2 Cds2
Rs + Rc +R12
Ls
LdRdRGLG
 
Figure 28: Small signal model of the Cascode LNA when FET1 in linear region  
and FET2 in saturation. 
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Similarly, as the bias condition changed to make FET2 work in the linear region, and 
FET1 in saturation, FET2 is modeled by series resistance  𝑅𝑑 + 𝑅𝑐2 + 𝑅12, where 𝑅12 is the inter 
gate resistance and 𝑅𝑐2 is the channel resistance for FET2. FET1 is then in the active region with 
the resulting two-port small signal model as shown in Fig. 29. 
G1 D
S
Cgd1
Cgs1
Ri1
+
_
V1
gm1V1 Rds1 Cds1
Rs
Ls
Ld
RGLG
Rd + Rc2 +R12
 
Figure 29: Small signal model of the Cascode LNA when FET2 in linear  
region and FET1 in saturation 
. 
 
5.4 Algorithm to estimate model component values 
After the three-port LNA circuit is reduced to two dual-port circuits, a two-port network 
analysis can be applied. To analyze the two-port circuit, a high frequency single-gate MESFET 
model is needed; it is depicted in Fig. 30. 
40 
 
Cgd
Cgs
Rgs
gmvi
Rds Cds
G D
S
vi
+
_Cpg Cpd
LdLg
Ls
Rs
 
Figure 30: High frequency MESFET model. 
 This equivalent circuit can be divided into two parts: 
         (i) the intrinsic elements 𝑔𝑚 , 𝑔𝑑 , 𝐶𝑔𝑠 , 𝐶𝑔𝑑 (which includes, in fact, the drain-gate 
              parasitic),  𝐶𝑑𝑠 , 𝑅𝑔𝑠, which are functions of the biasing conditions; 
         (ii) the extrinsic elements 𝐿𝑔,  𝑅𝑔, 𝐶𝑝𝑔, 𝐿𝑠, 𝑅𝑠, 𝑅𝑑, 𝐶𝑝𝑑, and 𝐿𝑑, which are independent of      
               the biasing conditions. 
       Since the intrinsic device exhibits a “pi” topology, it is convenient to use the admittance (Y) 
parameters to characterize its electrical behavior. Assuming that all the extrinsic elements are 
known, the Y-matrix can be carried out using the following procedure: 
a) measurement of the S-parameters of the extrinsic device; 
b) transformation of the S-parameters to impedance Z-parameters and subtraction of 𝐿𝑔 
and 𝐿𝑑 that are series elements; 
c) transformation of Z to Y parameters and subtraction of 𝐶𝑝𝑔 and 𝐶𝑝𝑑 that are in parallel; 
d) transformation of Y to Z parameters and subtraction of 𝑅𝑔, 𝑅𝑠, 𝐿𝑠, 𝑅𝑑 that are in series; 
e) transformation of Z to Y parameters that correspond to the desired matrix. 
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The following figure shows the method to extract the intrinsic device elements. 
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(b) 
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 (d) 
Figure 31: Method for extracting the device intrinsic Y matrix. 
 
 
After we get the Y matrix for the intrinsic device, the Y parameter description for the small 
signal MESFET model is the following: 
 𝑌11 = 𝑗𝜔𝐶𝑔𝑠 + 𝜔2𝐶𝑔𝑠2𝑅𝑔𝑠1 + 𝜔2𝐶𝑔𝑠2𝑅𝑔𝑠2 + 𝑗𝜔𝐶𝑔𝑑 (65a) 
 𝑌12 = −𝑗𝜔𝐶𝑔𝑑 (65b) 
 𝑌21 = 𝑔𝑚1 + 𝑗𝜔𝐶𝑔𝑠𝑅𝑔𝑠 − 𝑗𝜔𝐶𝑔𝑑 (65c) 
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 𝑌22 = 𝑗𝜔�𝐶𝑔𝑑 + 𝐶𝑑𝑠� + 1𝑅𝑑𝑠 (65d) 
For a typical low noise device, the term 𝜔2𝐶𝑔𝑠
2𝑅𝑔𝑠
2 is less than 0.01 at low frequency. 
Assuming  1 + 𝜔2𝐶𝑔𝑠2𝑅𝑔𝑠2 ≈ 1, we can obtain simplified equations as shown below. 
 𝑌11 = 𝜔2𝐶𝑔𝑠2𝑅𝑔𝑠 + 𝑗𝜔(𝐶𝑔𝑠 + 𝐶𝑔𝑑) (66a) 
 𝑌12 = −𝑗𝜔𝐶𝑔𝑑 (66b) 
 𝑌21 = 𝑔𝑚 − 𝑗𝜔(𝑔𝑚𝑅𝑔𝑠𝐶𝑔𝑠 + 𝐶𝑔𝑑) (66c) 
 𝑌22 = 1𝑅𝑑𝑠 + 𝑗𝜔(𝐶𝑔𝑑 + 𝐶𝑑𝑠) (66d) 
Expressions (66a)-(66d) show that the intrinsic small-signal elements can be deduced from the 
Y-parameters as follows: 𝐶𝑔𝑑 from 𝑌12, 𝐶𝑔𝑠 and 𝑅𝑔𝑠 from 𝑌11, 𝑔𝑚 from 𝑌21, and lastly 𝑅𝑑𝑠 and 
𝐶𝑑𝑠 from 𝑌22. 
             Therefore, the determination of the intrinsic admittance matrix can be carried out using 
some simple matrix manipulations if the different extrinsic elements are known. 
 
5.5 Parasitic Components Estimation 
          The parasitic components need to be known in order to get accurate results. As Diamant 
and Laviron have suggested, the S-parameter measurements at zero drain bias voltage can be 
used for the evaluation of device parasitics, because the equivalent circuit is much simpler. 
Curtice and Camisa have used this biasing condition to optimize the device parasitics using the 
program SUPER-COMPACT. This thesis proposed a measurement method performed at 𝑉𝑑𝑠 = 0. 
The parasitic components include lead inductance, lead resistance and the package 
capacitance, which is shown in Fig. 32. 
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Figure 32: The Cascode cell with parasitic components. 
 
A realistic device is picked from the ADS library, which is shown in Fig. 33. It is an NEC N-channel 
MESFET ( 𝑉𝑡ℎ = -1.5 V, 𝑉𝑑𝑠(typical) = 3 V, 𝐼𝑑𝑠𝑠= 69.93 mA). 
 
Figure 33: The NEC N-channel realistic library device from ADS. 
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5.5.1 Parasitic Capacitance Estimation 
The equivalent circuit for the Cascode LNA is simplified to the model in Figure 34 when the 
circuit has the following bias condition: 𝑉𝑑𝑠 = 0 V, FET1 reverse biased and FET2 forward biased 
in the linear region. 
G1
Lg1 Rg1
Cpg1
Cb1
Cb1
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Cpg2
Lg2
Rg2
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R12
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Cgd2
Rc2
Rgd2
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Rd Ld
D
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Figure 34: Equivalent circuit of a cold Cascode LNA with  
FET1 reverse biased and FET2 forward biased.  
 
            The Y matrix can be used to describe this small signal model. The imaginary part of its 
three-port Y-matrix, with frequency below a few gigahertz, can be written as 
 𝐼𝑚(𝑌11) = 𝜔(𝐶𝑝𝑔1 + 2𝐶𝑏1) (67a) 
 𝐼𝑚(𝑌13) = −𝜔𝐶𝑏1 (67b) 
 𝐼𝑚(𝑌22) = 𝜔(2𝐶𝑔𝑑2 + 2𝐶𝑝𝑔2) (67c) 
 𝐼𝑚(𝑌23) = −𝜔2𝐶𝑔𝑑2 (67d) 
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 𝐼𝑚(𝑌33) = 𝜔(𝐶𝑝𝑑 + 2𝐶𝑔𝑑2 + 𝐶𝑏1) (67e) 
In Figure 35, the S-parameters are simulated in ADS to estimate the parasitic 
capacitance. The frequency response of the imaginary part of Y-parameters is almost linear, 
which is shown in Fig. 36. Based on eq. (67) and Fig.5-17, parasitic capacitance is estimated as 
follows: 𝐶𝑝𝑑 = 0.16 pF, 𝐶𝑝𝑔1 = 0.08 pF, 𝐶𝑝𝑔2 = 0.04 pF. 
 
Figure 35: S-parameters simulation with FET1 reverse biased and FET2 forward biased  
 
Figure 36: Frequency response of the imaginary part of the three-port Y matrix 
at 𝑉𝑑𝑠 = 0V, 𝑉𝑔1 = -2V and 𝑉𝑔2 = 0.5V. 
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5.5.2 Parasitic Resistance Estimation 
5.5.2.1 Parasitic source resistance 
The parasitic resistances includes the drain resistance  𝑅𝑑, the source resistance  𝑅𝑠, and the 
inter gate resistance 𝑅12. The resistances are due to the contact resistance at the metallization 
and in part to the bulk resistance of the semiconductor. Figure 37 shows the parasitic 
resistances. 
S
G1
G2
D
Rs
R12 Rd
 
Figure 37: Parasitic resistances for the Cascode LNA. 
          The “end” resistance measurement technique can be used to measure the parasitic 
resistances, which is shown in Fig. 38. In this scheme the flowing gate current creates a voltage 
drop across the series resistance and the drain contact is floating so that the drain section of 
the device acts as a “probe.” Hence, the series source resistance has been estimated as 
 𝑅𝑠 ≈
𝑉𝐷
𝐼𝑔
 (68) 
 
where 𝑉𝐷 is the floating drain potential. The potential 𝑉𝐷 however also includes a contribution 
from the voltage drop across a part of the channel. But I just ignore it here. 
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Figure 38: “End” resistance measurement technique [6]. 
 
 
The “end” resistance measurement technique is used for the Cascode LNA, which is shown in 
Fig. 39. The drain and gate 2 are both floating so that the drain serves as a voltage “probe”. And 
the source resistance 𝑅𝑠 is calculated as: 
 𝑅𝑠 = 𝛥𝑉𝐷𝑆𝛥𝐼𝐺1𝑆 (69) 
 
 
Figure 39: DC simulation for parasitic source resistance 𝑅𝑠 in ADS. 
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Based on eq. (69) and Fig. 40, the parasitic source resistance 𝑅𝑠 is equal to 0.375 Ω. 
 
Figure 40: 𝑉𝑑𝑠 versus 𝐼𝑠 when the drain and gate 2 are floating. 
 
5.5.2.2 Parasitic drain resistance 
To estimate the parasitic drain resistance, the similar technique is deployed. Instead of the 
drain and gate 2 floating, the source and gate 1 are floating now, and a voltage source is 
applied on the gate 2, which is shown in Fig. 41. The drain resistance is estimated as: 
 
 𝑅𝑑 = 𝛥𝑉𝑆𝐷𝛥𝐼𝐺2𝑆�𝑆,𝐺1float (70) 
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Figure 41: DC simulation for parasitic drain resistance 𝑅𝑑 in ADS.  
The 𝑉𝑠𝑑 versus  𝐼𝑑 curve is almost linear, which is shown in Fig. 42. Using eq. (70),  𝑅𝑑 is 
estimated to be 7.8 Ω. 
 
 
Figure 42: 𝑉𝑠𝑑  versus 𝐼𝑑  when the source and gate 1 are floating. 
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5.5.2.3 Parasitic inter gate resistance  
The inter gate resistance 𝑅12 follows from: 
 𝑅12 = 𝛥𝑉𝐷𝑆𝛥𝐼𝐺2𝑆 − 𝑅𝑠�𝐷,𝐺1 float (71) 
The drain and gate 1 are floating, and a voltage source is applied at gate 2. Thus the current 
flows through the inter gate resistance and source resistance. The simulated 𝑉𝑑𝑠 versus  𝐼𝑑 
curve is shown in Fig. 44. 
 
Figure 43: DC simulation for parasitic inter gate  resistance 𝑅12 in ADS. 
 
Figure 44: 𝑉𝑑𝑠 versus 𝐼𝑑  when the drain and gate 1 are floating. 
From Fig. 44 and eq. (71), the inter gate resistance 𝑅12 is estimated to be 10.9 Ω. 
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6. Construction of a Test Bench 
6.1 S-parameters from Agilent ATF551M4 Cascode LNA 
The Advanced Curtice 2 model is used to build the test bench for the Cascode LNA. And its 
parameters are based on the Agilent ATF551M4 MESFET, which is shown in Fig. 45.  
 
 
Figure 45: The Advanced Curtice 2 model based on the ATF551M4 MESFET. 
 
Two ATF551M4 MESFETs are cascaded together with the proper bias condition in ADS, which is 
shown in Fig. 46. The DC bias condition shown in Table 3 makes FET 1 operate in the linear 
region and FET 2 in the active region. 
   
Table 3: DC bias condition for FET1 in linear region and FET2 in saturation 
𝑉𝑔1(V) 𝑉𝑔2(V) 𝑉𝑑𝑠(V) 𝐼𝑑(mA) 
1.2 1.1 5 301 
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Figure 46: S-parameters simulation when FET 1 is in the linear region and FET 2 in saturation. 
 
The S-parameter results, shown in Table 4, are then converted to Z parameters. Using 
eq. (66), the intrinsic device elements can be estimated. First, the parasitic effects are ignored. 
Thus the Z-matrix only subtracts the FET 1 series resistance and then is converted to Y-
parameters. 
 
Table 4: S-parameters from 1GHz to 5GHz 
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6.2 Comparison between the estimated model and the actual one 
without parasitic estimation 
Based on the steps in section 5.4, the intrinsic device element values for the ATF551M4 MESFET 
are estimated. Table 5 shows the comparison between the estimated component values and 
the actual values. 
 
Table 5: Comparison between the estimated values and the actual values 
ATF551M4 FET 
component 
 
𝑔𝑚(A/𝑉2) 
 
𝑅𝑔𝑠(Ω) 
 
𝐶𝑔𝑠(pF) 
 
𝐶𝑔𝑑(pF) 
 
𝐶𝑑𝑠(pF) 
 
𝑅𝑑𝑠(Ω) 
 
Actual values 
 
0.444 
 
0.5 
 
0.6193 
 
0.1435 
 
0.1 
 
390 
 
Estimated values 
 
0.6472 
 
0 
 
0.477 
 
0.143 
 
0.08 
 
70.9 
 
We pick frequencies  f =  1GHz, 1.2GHz, 1.4GHz, 1.6GHz, 1.8GHz and 2GHz. For each frequency, 
we can then use the Y-parameter data to estimate 𝐶𝑔𝑑, 𝐶𝑔𝑠, 𝐶𝑑𝑠,   𝑔𝑚, 𝑅𝑔𝑠, 𝑅𝑑𝑠 . The average 
values for each components are shown in Table 5.  There are some difference between the 
actual values and the estimated values. The reason may be the neglection of the parasitic 
capacitance and inductance and external resistances.   
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The following smith charts show the comparison between the model prediction and the actual 
ones. The blue line represents the model prediction, and the red line shows the results for 
ATF551M4 MESFET. For  𝑆11  and  𝑆22, the comparison shows good agreement. And for 𝑆12, 
there is some discrepancy, and it may due to the feedback capacitance and resistance.  
                
 
Figure 47: Smith Chart comparison between the model prediction and the ATF551M4  
behavioral model. 
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We can also compare them from a different view. In Fig. 48, it shows the input impedance, the 
gain and the output impedance comparison, where the blue line represents the model 
prediction, and the red line shows the results for ATF551M4 MESFET. From the comparison, 
there is small difference at higher frequencies. 
Input impedance Gain
Output impedance
(a) (b)
(c)
 
Figure 48: The comparison of (a) the input impedance, (b) the gain 
 and (c) the output impedance.  
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6.3 Parasitic effects  
The above results do not include parasitic parameters in the Advanced Curtice 2 model, which 
makes the device become ideal. However, If we need to model a realistic device, the parasitic 
effects have to be considered. Parasitic component values are entered into the Advanced 
Curtice 2 model, which is shown in Fig. 49. The parasitic components are the following: 
𝑅𝑑 = 2.205 Ω, 𝑅𝑔 = 1.7 Ω, 𝑅𝑠 = 0.675 Ω and 𝐿𝑔 = 0.094 nH.  
 
Figure 49: The Advanced Curtice 2 model with parasitic parameters included. 
 
Using the steps mentioned in section 5.4, the intrinsic device element values are calculated and 
summarized in Table 6. 
Table 6: Comparison between the estimated values and the actual ones with parasitic effects 
ATF551M4 FET 
component 
 
𝑔𝑚(A/𝑉2) 
 
𝑅𝑔𝑠(Ω) 
 
𝐶𝑔𝑠(pF) 
 
𝐶𝑔𝑑(pF) 
 
𝐶𝑑𝑠(pF) 
 
𝑅𝑑𝑠(Ω) 
 
Actual values 
 
0.444 
 
0.5 
 
0.6193 
 
0.1435 
 
0.1 
 
390 
 
Estimated values 
 
0.424 
 
5.07 
 
0.5 
 
0.143 
 
0.17 
 
145 
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              After the intrinsic device element values are estimated, we run the S-parameters 
simulation for the Cascode LNA model and compare them with ATF551M4 MESFET.  
 
(a) (b)
(c) (d)
 
Figure 50: S-parameters comparison between the model prediction and ATF551M4 with 
parasitic effects. (a) S(1,1), (b) S(1,2), (c) S(2,1), (d) S(2,2). 
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The red curve is the model prediction and the blue one shows the actual S- parameters.  The 
discrepancy indicates that the parasitic effects have a big influence for the estimated model, 
even though the parasitic component values are very small. 
 
6.3 Realistic device verification 
Two NEC N-channel devices are cascaded to build a Cascode LNA, which is shown in Fig. 51. 
Also, appropriate DC bias conditons are applied to this circuit to make both FETs work in 
saturation region.  
 
Figure 51: The Cascode LNA using NEC realistic devices. 
 
Table 7: DC bias condition for the NEC Cascode LNA working in saturation 
𝑉𝑔1(V) 𝑉𝑔2(V) 𝑉𝑑𝑠(V) 𝐼𝑑(mA) 
-1 3.2 8.4 10.1 
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Based on the estimated parasitic component values in 5.5.2 and the algorithm is 5.2, the 
intrinsic device component values and parasitic component values for the NEC Cascode LNA are 
estimated, which is shown in Tables 8 and 9. 
 
Table 8: Estimated values of the intrinsic devices for the NEC Cascode LNA 
  
𝑔𝑚(A/𝑉2) 
 
𝑅𝑔𝑠(Ω) 
 
𝐶𝑔𝑠(pF) 
 
𝐶𝑔𝑑(pF) 
 
𝐶𝑑𝑠(pF) 
 
𝑅𝑑𝑠(Ω) 
 
Estimated values 
 
0.0045 
 
603 
 
0.279 
 
0.103 
 
0.096 
 
1000 
 
 
 
Table 9: Estimated values of the parasitic components for the NEC Cascode LNA 
  
𝑅𝑠(Ω) 
 
𝑅𝑑(Ω) 
 
𝑅12(Ω) 
 
𝐶𝑝𝑔1(pF) 
 
𝐶𝑝𝑔2(pF) 
 
𝐶𝑝𝑑(pF) 
 
Estimated values 
 
0.375 
 
7.8 
 
10.9 
 
0.08 
 
0.04 
 
0.16 
 
 
 
With these values,  a Cascode LNA model for the NEC Cascode LNA  (from 1GHz to 5GHz) can be 
built. It is shown in Fig. 52.  
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Figure 52: A Cascode LNA model for the NEC Cascode LNA. 
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               Once we obtain the model component values, the S-parameter simulation is run on the 
estimated model. Also, the S-parameters comparison between the model prediction and the NEC 
Cascode LNA is conducted, as shown in Fig. 52. In Fig. 53, the blue lines are the model predictions and 
the red ones are the actual device response. 
 
 
Figure 53: S-parameters comparison between the NEC Cascode LNA and the model prediction. 
 (a) S(1,1) and S(3,3), (b) S(1,2) and S(3,4), (c) S(2,1) and S(4,3), (d) S(2,2) and S(4,4). 
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From this comparison, there is some difference between the S-parameters. This may be due to 
the estimation method for the parasitic components, which is not highly accurate. But, the 
results generated from the model is acceptable in general, since it gives reasonable starting 
point for the optimization.  
 
 
6.4 Optimization Results 
As in the previous section, the intrinsic device component values and the parasitic component 
values are both estimated using the algorithm in 5.2. Also, a Cascode LNA model within the 
frequency range from 1GHz to 5GHz for the NEC Cascode LNA is built. Besides, the comparison 
results between the model prediction and the actual device show good agreement. These 
component values are given as the initial values for the optimization tool in ADS. Since the 
starting values are reasonable, the gradient search method is used in optimization. The least 
square error function is used in Gradient optimizer, as is shown in eq.(71). In Fig.54, the least 
square error ε is 0.3 based on the performance measurement. 
 𝜀 = �𝑊𝑖|𝑠𝑖𝑚𝑢𝑙𝑎𝑡𝑖𝑜𝑛𝑖 − 𝑔𝑜𝑎𝑙𝑖|24
𝑖=1
 (71) 
where 𝑊𝑖 are constant weighting factors and 𝑖 denotes the four goals of optimization. 
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Figure 54: Optimization in ADS for the Cascode LNA model. 
After the Cascode LNA model is optimised, the final values for the model are shown in the 
Tables 10 to 12. 
 
Table 10: Intrinsic device component values after optimization 
 
  
𝑔𝑚(A/𝑉2) 
 
𝑅𝑔𝑠(Ω) 
 
𝐶𝑔𝑠(pF) 
 
𝐶𝑔𝑑(pF) 
 
𝐶𝑑𝑠(pF) 
 
𝑅𝑑𝑠(Ω) 
 
Estimated values 
 
0.114 
 
105 
 
0.279 
 
0.053 
 
0.01 
 
278 
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Table 11: Parasitic resistance and capacitance values after optimization 
 
  
𝑅𝑠(Ω) 
 
𝑅𝑑(Ω) 
 
𝑅12(Ω) 
 
𝐶𝑝𝑔1(pF) 
 
𝐶𝑝𝑔2(pF) 
 
𝐶𝑝𝑑(pF) 
 
Estimated 
values 
 
0.03 
 
37.4 
 
0.12 
 
0.33 
 
0.33 
 
0.063 
 
 
Table 12: Parasitic inductance values after optimization 
  
𝐿𝑠(nH) 
 
𝐿𝑑(nH) 
 
𝐿𝑔1(Ω) 
 
𝐿𝑔2(pF) 
 
Estimated values 
 
0.03 
 
37.4 
 
0.12 
 
0.33 
 
After the Cascode LNA model is optimized in ADS; it shows good agreement with the actual 
device. In Fig. 55, the blue line represents the model prediction for the S-parameters, and the 
red line represents the results from the actual device. 
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Figure 55: S-parameters comparison between the NEC LNA and the CascodeLNA model  
optimization in ADS. (a) S(1,1) and S(3,3),(b) S(1,2) and S(3,4),  
(c) S(2,1) and S(4,3), (d) S(2,2) and S(4,4). 
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7. Conclusions 
A procedure for extracting the small signal equivalent circuit elements of the Cascode LNA has 
been described. All the intrinsic device component values and parasitic element values are 
directly estimated from DC and RF measurements using analytical formulas. The values of the 
extrinsic series resistance are estimated from physical modeling. In this thesis, a circuit model 
of a cold Cascode LNA (𝑉𝐷𝑆 = 0) is proposed to consider the distributed channel resistance. The 
element values of extrinsic series resistance are then extracted by using the “end resistance 
measurement” method. The extrinsic elements of capacitance and inductance are extracted 
using three-port Y-matrix and Z-matrix calculations with gate 1 or 2 of the Cascode LNA at 
forward bias or reverse bias. In this thesis, it is shown that the extrinsic parasitic effects have 
significant influence on the model prediction. For the intrinsic elements, the bidirectional DC 
transfer characteristics are used to find the proper bias voltages, which makes one FET work in 
the linear region and the other FET in saturation. Then, the intrinsic small-signal elements are 
deduced from Y-parameters. These values show good agreement with the actual LNA, and are 
reasonable starting values for optimization. Moreover, the optimization method is deployed for 
the estimated model, which helps obtain accurate component values for the Cascode LNA 
model. At the end of optimization using gradient search, the least error function gives 0.39 with 
respect to the goals.  
Due to its relative simplicity and ease of parameter estimation (while maintaining 
acceptable accuracy) the method provides the RF engineers with a design template that 
enables rapid prototyping and customization. The small signal model will also be of  benefit to 
manufacturers of semiconductor devices, since it enables the investigation of linearity, noise 
performance, gain, and power consumption. 
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8. Future work 
This modeling method for Cascode LNAs is conducted within the ADS simulator environment. In 
order to obtain better verification of the modeling method, a realistic Cascode LNA device has 
to be used for the test. Since the operation frequency range for the Cascode LNA model is from 
1GHz to 5GHz, we need to expand the bandwidth of operation so that the model can be used in 
this wideband application. The model proposed in the thesis only considers the S-parameter 
performance; it needs to be expanded to conduct noise performance and shows the noise 
figure comparison between the model prediction and the actual device response. Although the 
estimation values for the Cascode LNA model provide accpectable starting values for 
optimization, there are still errors between the model and the actual device. Thus, the model 
still needs to be modified to reduce the initial errors, and we also need to find a more accurate 
way to estimate the parasitic components. Moreover, we need to test the modeling method for 
other non-FET devices that do not rely on the Curtice 2 model. 
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Appendix A – Relationships between three-port Z-parameters 
of the Cascode MESFETS 
In order to get the equations in eq.(58), we should notice the following equations based on 
Figure 19. 
 𝑉1 = 𝑉1𝐼  (A.1) 
 𝑉2 = 𝑉2𝐼 + 𝑉1𝐼𝐼 (A.2) 
 𝑉3 = 𝑉2𝐼 + 𝑉2𝐼𝐼 (A.3) 
 𝑖1 = 𝑖1𝐼  (A.4) 
 𝑖2 = 𝑖1𝐼𝐼 (A.5) 
 𝑖3 = 𝑖2𝐼𝐼 (A.6) 
The three-port Z-paramters are 
 �
𝑉1
𝑉2
𝑉3
� = �𝑍11 𝑍12 𝑍13𝑍21 𝑍22 𝑍23
𝑍31 𝑍32 𝑍33
� �
𝑖1
𝑖2
𝑖3
� (A.7) 
 
From (A.7), we can get 
                      
 𝑍22 =  𝑉2𝐼2 �𝑖1=0,𝑖3=0 (A.8) 
For port 1 and port 2 in Figure 19, the two-port Z-parameters are 
 �
𝑉1
𝐼
𝑉2
𝐼� = �𝑍11𝐼 𝑍12𝐼𝑍21𝐼 𝑍22𝐼 � �𝑖1𝐼𝑖2𝐼 � (A.9) 
 
 �
𝑉1
𝐼𝐼
𝑉2
𝐼𝐼� = �𝑍11𝐼𝐼 𝑍12𝐼𝐼𝑍21𝐼𝐼 𝑍22𝐼𝐼 � �𝑖1𝐼𝐼𝑖2𝐼𝐼� (A.10) 
Since 𝑖1 = 0 and 𝑖3 = 0, 𝑉2𝐼 and 𝑉1𝐼𝐼 can be represented by 
 𝑉2
𝐼 =  𝑍22𝐼 𝑖2𝐼 = 𝑍22𝐼 𝑖2 (A.11) 
 
72 
 
 𝑉1
𝐼𝐼 =  𝑍11𝐼𝐼 𝑖1𝐼𝐼 = 𝑍11𝐼𝐼 𝑖2 (A.12) 
 
Based on (A.2), we get  
 𝑍22 =  (𝑍22𝐼 + 𝑍11𝐼𝐼 ) (A.11) 
Using a similar method, we can get the rest of the equations in eq.(58). 
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Appendix B – Matrix Conversion 
The following transfromations accomplish the conversion between Z-, Y-, and S-parameters. 
 𝑍 =  𝑍0(𝐼 + 𝑆)(𝐼 − 𝑆)−1 (B.1) 
 
 𝑆 = (𝑍 − 𝑍0𝐼)(𝑍 + 𝑍0𝐼)−1 (B.2) 
 
 𝑌 = 1
𝑍0
(𝐼 − 𝑆)(𝐼 + 𝑆)−1 (B.3) 
 
 𝑆 = (𝐼 − 𝑍0𝑌)(𝐼 + 𝑍0𝑌)−1 (B.4) 
where  
          𝑆 network S-parameters, 
          𝐼 identity matrix, 
          𝑍 network Z-parameters, 
          𝑌 network Y-parameters, 
          𝑍0 characteristic impedance. 
